

Active Restore Weak Write Test Mode

Abstract of the Disclosure

A semiconductor memory device having an active restore weak write test mode for resistive bitline contacts. During the write margin test a circuit is used to block the bitline restore devices from turning off during the SRAM write cycle.